Espressif Systems /ESP32-S3 /DMA /OUT_INT_ENA_CH1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OUT_INT_ENA_CH1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OUT_DONE)OUT_DONE 0 (OUT_EOF)OUT_EOF 0 (OUT_DSCR_ERR)OUT_DSCR_ERR 0 (OUT_TOTAL_EOF)OUT_TOTAL_EOF 0 (OUTFIFO_OVF_L1)OUTFIFO_OVF_L1 0 (OUTFIFO_UDF_L1)OUTFIFO_UDF_L1 0 (OUTFIFO_OVF_L3)OUTFIFO_OVF_L3 0 (OUTFIFO_UDF_L3)OUTFIFO_UDF_L3

Description

Interrupt enable bits of Tx channel 0

Fields

OUT_DONE

The interrupt enable bit for the OUT_DONE_CH_INT interrupt.

OUT_EOF

The interrupt enable bit for the OUT_EOF_CH_INT interrupt.

OUT_DSCR_ERR

The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.

OUT_TOTAL_EOF

The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.

OUTFIFO_OVF_L1

The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.

OUTFIFO_UDF_L1

The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.

OUTFIFO_OVF_L3

The interrupt enable bit for the OUTFIFO_OVF_L3_CH_INT interrupt.

OUTFIFO_UDF_L3

The interrupt enable bit for the OUTFIFO_UDF_L3_CH_INT interrupt.

Links

() ()